Through some unconventional approaches to improving transistor density and performance, the latest logic technology from Intel delivers 100 million transistors per square millimetre — and in the process, reaffirms Moore’s law.
This is a preview of subscription content, access via your institution
Access options
Access Nature and 54 other Nature Portfolio journals
Get Nature+, our best-value online-access subscription
$29.99 / 30 days
cancel any time
Subscribe to this journal
Receive 12 digital issues and online access to articles
$119.00 per year
only $9.92 per issue
Buy this article
- Purchase on Springer Link
- Instant access to full article PDF
Prices may be subject to local taxes which are calculated during checkout
References
Moore, G. 1975 IEEE Int. Electron Devices Meet. Tech. Dig. 11–13 (1975); https://doi.org/10.1109/N-SSC.2006.4804410
Auth, C. et al. 2017 IEEE Int. Electron Devices Meet. 29.1.1–29.1.4 (2017); https://doi.org/10.1109/IEDM.2017.8268472
Natarajan, S. et al. 2014 IEEE Int. Electron Devices Meet. 3.7.1–3.7.3 (2014); https://doi.org/10.1109/IEDM.2014.7046976
Datta, S., Pandey, R., Agrawal, A., Gupta, S. K. & Arghavani, R. 2014 Symp. VLSI Technology (VLSI-Technology) Dig. Tech. Pap. 1–2 (2014); https://doi.org/10.1109/VLSIT.2014.6894406
Bower, R. W. & Dill, R. G. 1966 Int. Electron Devices Meet. 102–104 (1966); https://doi.org/10.1109/IEDM.1966.187724
Salahuddin, S., Ni, K. & Datta, S. Nat. Electron. 1, 442–450 (2018).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Datta, S. Ten nanometre CMOS logic technology. Nat Electron 1, 500–501 (2018). https://doi.org/10.1038/s41928-018-0137-6
Published:
Issue Date:
DOI: https://doi.org/10.1038/s41928-018-0137-6
This article is cited by
-
Scaling aligned carbon nanotube transistors to a sub-10 nm node
Nature Electronics (2023)
